	Search Text
1	clock near5 skew and clock near5 (tree distribut\$5) and (buffer driver) near4 (insert\$4 plac\$4 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112"
2	clock near5 skew and clock near5 (tree distribut\$5) and (buffer driver) near4 (insert\$4 plac\$4 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and (buffer driver) with delay\$4 and (buffer driver) with (serial\$4 series cascade chain\$4)
3	clock near5 skew and (clock with (tree distribut\$5) with synthes\$4 or CTS) and (buffer driver) near4 (insert\$4 plac\$4 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and (buffer driver) with delay\$4 and (buffer driver) with (serial\$4 series cascade chain\$4)
4	clock near5 skew and (clock same (tree distribut\$5) same synthes\$4 or CTS) and (buffer driver) near4 (insert\$4 plac\$4 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and (buffer driver) with delay\$4 and (buffer driver) with (serial\$4 series cascade chain\$4)
5	clock near5 skew and (clock same (tree distribut\$5) same synthes\$4 or CTS) and (buffer driver) near4 (insert\$4 plac\$4 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and (buffer driver) with delay\$4 and (buffer driver) with (serial\$4 series cascade chain\$4) and clock same (tree distribut\$5) same (block module functional macro cell)
6	clock near5 skew and clock near5 (tree distribut\$5) and (buffer driver) near4 (insert\$4 plac\$7 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and "716"/\$.ccls.
7	(buffer driver) with (serial\$4 series cascade chain\$4) and clock same (tree distribut\$5) same (block module functional macro cell) and clock near5 skew and clock near5 (tree distribut\$5) and (buffer driver) near4 (insert\$4 plac\$7 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and "716"/\$.ccls.
8	(buffer driver) with (serial\$4 series cascade chain\$4) and clock same (tree distribut\$5) same (block module functional macro cell) and clock near5 skew and clock near5 (tree distribut\$5) and (buffer driver) near4 (insert\$4 plac\$7 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and "716"/\$.ccls. and (clock same (tree distribut\$5) same synthes\$4 or CTS)
9	clock same (tree distribut\$5) same (block module functional macro cell) and clock near5 skew and (buffer driver) near4 (insert\$4 plac\$7 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112"
10	clock same (tree distribut\$5) same (block module functional macro cell) and clock near5 skew and (buffer driver) near4 (insert\$4 plac\$7 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and plural\$4 same (buffer driver) same (serial\$4 series)
11	clock same (tree distribut\$5) same (block module functional macro cell) and clock near5 skew and (buffer driver) near4 (insert\$4 plac\$7 add\$4 allocat\$4) same (skew slack delay compensat\$5 optim\$6) and @ad<"20031112" and (buffer driver) same (serial\$4 series chain\$4 cascad\$4)